I. Introduction
The rapid integration of VLSI circuit is due to the increased use of portable wireless systems with low power budget and microprocessors with higher speed. To achieve high speed and lower power consumption transistor technology and power supply must be scaled down simultaneously. As the technology scales down the threshold voltage (Vth) of the transistor also lowers in the same proportionate (Das and Brown 2005). Scaling of threshold voltage results in exponential increase of sub threshold leakage current in the evaluation transistor and makes the domino logic less noise immune. This logic family offers a number of interesting features compared to static logic, namely reduced transistor count as well as reduced load capacitance and hence improved speed. The operation of a dynamic logic gate is controlled by a clock signal and can be implemented in either Pull-up (P-type) or Pull-down (N-type) configurations [1] .
The voltage at the output of the dynamic circuit is stored on a parasitic capacitance, which is typically buffered before it is sent to the next stage. This temporary voltage is affected not only by charge sharing of the internal parasitic capacitances [2] , but also by the consequent dynamic circuit. Normally, a buffer at the output of the dynamic logic is required to drive the next stage. A typical domino gate [1] consists of a P-type or N-type network followed by a static inverter. But domino logic use dual phase namely precharge and evaluation to implement complex circuit with single evaluation network [3] .Domino circuit has drawback of high power consumption due to clock loading and reduce noise margin due to charge sharing and charge leakage. Buffer is required to drive the output of the domino logic circuit into the next stage [4] . It is seen that static logic circuit consume power due to redundant switching at the output node. But domino logic circuit consumes power due to redundant switching at dynamic and output node [5] . This redundant switching increase the power consumption.
The rest of the paper is organized as follows : In section -II previous work ,section III-Proposed Circuit Buffer, section IV-Simulation result.
II. Previous Work
Fang Tang at el [6] , to designed pseudo dynamic buffer (PDB) for footed domino logic circuit implementation of Fig.1 and Fig.2 . Fig. 1(a) & (b) shows the schematic and implementation of a conventional footed clock controlled domino logic circuit, which consists of a dynamic N-type gate (Pull-down network PDN) followed by a static inverter. The circuit operates in two phases, namely precharge and evaluation phases. During the precharge phase the clock signal clk is pulled low thus turning on the PMOS transistor M1 enabling to precharge the dynamic node Z. During the evaluation phase, the clock signal clk is pulsed high, thus turning on the NMOS transistor M2. When the input A is low, the logic at node Z is kept high regard less of the operating phase. However, when the input A is high, two phases (evaluation and precharge) should be discussed as depicted in Fig. 1(C) . During the precharge phase, node Z is charged up to Vdd as well as node B. The voltage at node F drops downto"0", resulting in a propagation of the precharge phase to the output of the buffer. The propagation of the precharge pulse from node Z through the static buffer results in increased power consumption. Author another circuit designed Fig.1 (a) illustrates the issue of performance degradation due to the propagation of the precharge pulse inherent in domino logic gates. The designed PDB-based implementation overcomes this problem using the circuit structure shown in Fig. 2 
(a) & (b).
In the designed implementation of the buffer, the source of the buffer"s NMOS transistor M5 is connected to node B instead of Gnd. Using such a circuit topology, the value at node Z cannot propagate to the output F during the precharge phase of the gates since during this phase, the evaluation transistor M2 is turned off. For our designed gate, when the input logic A is low, the floating node Z is always high and then, the output node F is kept low regard less of the operating phase. On the other hand, if the input A is high, the precharge and evaluation phases will lead to the following situation [7] :  During the evaluation phase, node Z is discharged to Gnd as well as node B, resulting in enabling the PMOS transistor M4, while pulling up the output F to Vdd.  During the precharge phase, node Z is charged up to Vdd, followed by the voltage at node B. Since the NMOS evaluation transistor M2 is disabled, the output node Z is held high. 
True Single Phase Clock (TSPC) Dynamic Logic
TSPC dynamic logic [7] is shown in Fig. 3(a) and its characteristics at different node is shown in Fig.  3(b) . This circuit is similar to standard footed domino logic except extra nMOS transistor is connected in the output inverter. This circuit requires 3 clock transistor and it increase the load capacitance of the clock signal and the power consumption. In this circuit, during precharge phase transistor M6 is OFF which helps the output to hold its previous value.
(a) (b) Fig. 3.(a) TSPC dynamic logic circuit, (b) Its selected node characteristics [7] .
Amit Kumar Pandey at el [8] to designed two proposed circuit Fig.4 (a) & 5(a) and its voltage characteristic at different node is shown in Fig. 4(b) & 5(a) .
In Fig.4 (a) implementation of this buffer, consist of extra transistor in the output inverter as compared to standard domino circuit. It consists of three clock transistor M1, M3 and M6.The drain of M6 is connected to the dynamic node and its source is connected to the gate of transistor M5.Using this technique, it avoid precharge pulse not to propagates to the output node. Operation of this circuit is explained by considering the input logic. When input logic is low, dynamic node remains high regardless of operating phase and output node is kept low. When input is high, there are two different cases depending on the operating phase. (a) During evaluation phase, dynamic node is discharge to ground. Transistor M4 turns ON and charges the output node to VDD. On the other hand, high clock turns ON the M6 which turns OFF the M5.M6 avoid short circuit current in the output inverter. (b) During precharge phase, pull up transistor M1 turns ON and M3 turns OFF, dynamic node charged to VDD. Transistor M6 is OFF, which turns OFF the M5 and it helps the output node to hold the previous value. In this circuit topology, output node is isolated from ground during precharge phase means it helps to avoid propagation of precharge pulse to the output node.
In Fig.5 (a) buffer is similar to fig.4 (a) circuit except gate of M6 is connected to F_Node through inverter. Advantage of this circuit is avoiding propagation of precharge pulse during precharge phase to the output node. Operation of the circuit is explained by considering the input logic. When input is low, F_node voltage is low, dynamic node remains high regardless of operating phase and output node is kept low. When input is high, F_Node voltage is similar to dynamic node voltage; there are two different cases depending on the operating phase. 
III. Proposed domino circuit
To illustrates the issue of performance degradation due to the propagation of the precharge pulse inherent in domino logic gates. The proposed circuit PDB-based implementation overcomes this problem using the circuit structure shown in Fig.6 (a) . This buffer is similar to fig. 1(a) and Fig.2 (a) circuit except gate of M5 is connected to A through inverter. Advantage of this circuit is avoiding propagation of precharge pulse during precharge phase to the output node. Operation of the circuit is explained by considering the input logic. In the designed implementation of the buffer, the source of the buffer"s NMOS transistor M5 is connected to inverter. Using such a circuit topology, the value at node Z cannot propagate to the output F during the precharge phase of the gates since during this phase, the evaluation transistor M3 is turned off. For our designed gate, when the input logic A is low, the floating node Z is always high and then, the output node F is kept low regard less of the operating phase. On the other hand, if the input A is high, the precharge and evaluation phases will lead to the following situation:  During the evaluation phase, node Z is discharged to Gnd as well as node B, resulting in enabling the PMOS transistor M4, while pulling up the output F to Vdd.  During the precharge phase, node Z is charged up to Vdd, followed by the voltage at node B. Since the NMOS evaluation transistor M2 is disabled, the output node Z is held high. 
IV. Simulation Results
In order to validate the claimed power saving of our proposed domino logic, extensive simulations were performed using a set of logic circuits as illustrated in Table 1 . In this comparison, the clock frequency, the supply voltage and the load capacitance were set to 100 MHz, 1.8 V and 10 fF, respectively. Comparison of power saving for various logic function of proposed circuits with domino circuit is tabulated in Table 2 .In this comparison, clock frequency, input frequency and load capacitance were set to 200MHz,50MHz and 100Ff.From the table, increase of fan-in, increases the power consumption and OR gate logic consumes more power as compare to AND gate logic. V. Conclusions In footed domino logic circuit, the precharge pulse is propagated to the output stage, which increases substan-tially the power and limits the cascading performance of the gate. In this paper new buffer circuit is proposed. This circuit is using to minimize the redundant switching at the output node and saves power as compared to the other the circuit discussed in literature. These circuits solve the problem of propagation of precharge pulse during precharge phase in standard domino circuit. The proposed circuits and domino circuit are simulated in 0.18μm using HSPICE. The performances structure is calculated by using 100MHz clock frequency and Input frequency 50MHz with load capacitor 100Pf.
